Pentium(P5) 66

From Wikipedia, the free encyclopedia

P5 (microarchitecture)

                                     
 
Intel Socket7
P・NO  clock FSB L1 Vcore Package MultiCPU       TDP
(MHz) (MHz) (KB) (V)           (W)
MMX Pentium (P55C 0.35μm)
2332336616+162.8 PPGA 2      17
2002006616+162.8 PPGA 2     15.7
1661666616+162.8 PPGA 2        13.1
 
Pentium (P54CS 0.35μm)
200 200 66 8+8 3.3 PPGA 2         15.5
166 166 66 8+8 3.3 PPGA 2         14.5
150150608+83.3 CPGA 2        11.6
133133668+83.3 CPGA 2     11.2
 
Intel Socket5/7
P・NO  clock FSB L1 Vcore Package MultiCPU     TDP
(MHz) (MHz) (KB) (V)         (W)
Pentium (P54C 0.6μm)
120120608+83.3 CPGA 2      12.8
100100668+83.3 CPGA 2        10.1
90 90 60 8+8 3.3 CPGA 2         9
7575508+83.3 CPGA 2      8
 
Intel Socket4
P・NO  clockFSBL1Vcore Package MultiCPU      TDP
(MHz) (MHz) (KB)(V)       (W)
Pentium (P5 0.8μm)
6666668+85 CPGA 2        16
6060608+85 CPGA 2         14.6
 
Lists Haswell Ivy Bridge      
  SandyBridge Nehalem Core NetBurst  
  P6 P5